late!

IJ

`] 0)

11

다 다 12

13

14

15

8

1

## **CLAIMS**

- 2 What is claimed is:
- 1. A method comprising:
- 2 determining an optimum splitting variable;
- dividing a set of equations representing a programmable logic array
- 4 (PLA) into a first set of equations representing a first sub-PLA and a second set
- of equations representing a second sub-PLA based on the splitting variable;
- determining a topological circuit representation of the equations representing the first sub-PLA and the second sub-PLA;
  - applying gating logic to the topological circuit representation of the equations representing the first sub-PLA and the equations representing the second sub-PLA; and
  - controlling power consumption in the topological circuit representation of the equations representing the first sub-PLA and the equations representing the second sub-PLA so only one of the topological circuit representation of the first sub-PLA and the second sub-PLA contributes to power consumption.
- 1 2. The method of claim 1, wherein the PLA to be divided is partially
- 2 optimized by computer aided design.
- 1 3. The method of claim 1, further comprising merging an output of the
- equations representing the first sub-PLA with an output of the equations

- 3 representing the second sub-PLA, wherein merging the output of the
- 4 equations representing the first sub-PLA with the equations representing the
- second sub-PLA forms a logical equivalent of the PLA
- 1 4. The method of claim 1, wherein an OR plane of the topological circuit
- 2 representation of the first sub-PLA is interleaved with an OR plane of the
- 3 topological circuit representation of the second sub-PLA.
- The method of claim 1, wherein an OR plane of the topological circuit representation of the first sub-PLA is separated from an OR plane of the topological circuit representation of the second sub-PLA.
  - 6. The method of claim 1, wherein the equations representing the first sub-PLA includes a plurality of products where the splitting variable is complemented and the equations representing the second sub-PLA includes a plurality of products where the splitting variable is uncomplemented.
- 1 7. The method of claim 1, further comprising delaying a clock to an OR
- 2 plane of one of the topological circuit representation of the first sub-PLA and
- the topological circuit representation of the second sub-PLA.
- 1 8. The method of claim 1, wherein the step of determining the optimum
- 2 splitting variable further comprises avoiding unbalanced columns in an AND
- 3 plane of the set of equations representing the PLA; and selecting a column

J. Mary

E

- 4 with smallest overhead in the AND plane of the set of equations representing
- 5 the PLA.
- 1 9. The method of claim 1, wherein determining a topological circuit
- 2 representation of first sub-PLA and the second sub-PLA is created by computer
- 3 aided design.

5

TI,

- 1 10. A method comprising:
- determining an optimum splitting variable for dividing a set of
  equations representing a programmable logic array (PLA);
  dividing the set of equations representing the PLA into equation
  - dividing the set of equations representing the PLA into equations representing a plurality of sub-PLAs;
- merging outputs of the equations representing the plurality of sub-
- determining a topological circuit representation of the equations representing the plurality of sub-PLAs;
  - applying gating logic to the topological circuit representation of the plurality of sub-PLAs; and
  - 12 controlling power consumption in the topological representation of the 13 plurality of sub-PLAs so only one of the plurality of sub-PLAs contributes to 14 power consumption.
  - 1 11. The method of claim 10, wherein the PLA to be divided is partially
  - optimized by computer aided design.

- 1 12. The method of claim 10, wherein the equations representing the
- 2 plurality of sub-PLAs are divided recursively based on a determined optimum
- splitting variable for each equation representing a sub-PLA.
- 1 13. The method of claim 12, wherein each product of the equations
- 2 representing the plurality of sub-PLAs is obtained by omitting literals in the
- 3 equations representing the PLA.
- 1 14. The method of claim 13, wherein a product of the omitted literals is
- used in the topological circuit representation of the plurality of sub-PLAs to
  - 3 gate a clock of each product of the plurality of sub-PLAs.
  - 1 15. The method of claim 10, wherein the step of determining the optimum
  - 2 splitting variable further comprises avoiding unbalanced columns in an AND
- plane of the equations representing the PLA; and
- selecting a column with smallest overhead in the AND plane of the equations
  - 5 representing the PLA.

÷. [

## ##

- 1 16. The method of claim 12, wherein the step of determining the optimum
- splitting variable for each of the equations representing the sub-PLA further
- 3 comprises avoiding unbalanced columns in an AND plane of the equations
- 4 representing the sub-PLA; and selecting a column with smallest overhead in
- 5 the AND plane of the equations representing the sub-PLA.

- 17. A program storage device readable by a machine comprising ı
- 2 instructions that cause the machine to:
- determine an optimum splitting variable; 3
- divide a set of equations representing a programmable logic array (PLA) 4
- into a first set of equations representing a first sub-PLA and a second set of 5
- equations representing a second sub-PLA based on the splitting variable; 6
- determine a topological circuit representation of first sub-PLA and the 7
- 8 second sub-PLA;


T. T.

11 أ<del>د</del>

13 n,

- apply gating logic to the topological circuit representation of the first 9 ≒∄ 10 sub-PLA and the second sub-PLA; and
  - control power consumption in the topological circuit representation of the first sub-PLA and the second sub-PLA so only one of the first sub-PLA and the second sub-PLA contributes to power consumption.
  - The program storage device of claim 17, wherein the PLA to be divided 18.
  - is partially optimized by computer aided design. 2
  - The program storage device of claim 17, further comprising 19. 1
  - instructions that cause the machine  $t_0^{h}$  merge an output of the equations 2
  - representing the first sub-PLA with an output of the equations representing 3
  - 4 the second sub-PLA,
  - wherein the instruction that causes the machine to merge the output of the 5
  - equations representing the first sub-PLA with the equations representing the 6

- 7 second sub-PLA, forms a logical equivalent of the equations representing the
- 8 PLA.
- 1 20. The program storage device of claim 17, wherein the topological circuit
- 2 representation an OR plane of the first sub-PLA is interleaved with an OR
- 3 plane of the second sub-PLA.
- 1 21. The program storage device of claim 17, wherein in the topological
- 2 circuit representation an OR plane of the first sub-PLA is separated from an
- 3 OR plane of the second sub-PLA.
- 1 22. The program storage device of claim 17, wherein the equations
- 2 representing the first sub-PLA includes a plurality of products where the
  - splitting variable is complemented and the equations representing the second
- 4 sub-PLA includes a plurality of products where the splitting variable is
- 5 uncomplemented.
- 1 23. The program storage device of claim 17, wherein the instructions that
- 2 cause the machine to determine the optimum splitting variable further
- 3 comprises avoiding unbalanced columns in an AND plane of the set of
- 4 equations representing the PLA; and selecting a column with smallest
- overhead in the AND plane of the set of equations representing the PLA.



3

12

- determine an optimum splitting variable for dividing a set of equations
  representing a programmable logic array (PLA);
  divide the set of equations representing the PLA into equations
  representing a plurality of sub-PLAs;
  merge outputs of the equations representing the plurality of sub-PLAs;
  determine a topological circuit representation of the equations
  representing the plurality of sub-PLAs;
- apply gating logic to the topological circuit representation of the
  plurality of sub-PLAs; and

  control power consumption in the topological circuit represents
  - control power consumption in the topological circuit representation of the plurality of sub-PLAs so only one of the plurality of sub-PLAs contributes to power consumption.
- The program storage device of claim 24, wherein the PLA to be divided is partially optimized by computer aided design.
- 1 26. The program storage device of claim 24, wherein the instruction
- 2 causing the machine to divide the equations representing the plurality of sub-
- 3 PLAs divides recursively based on a determined optimum splitting variable
- 4 for each equation representing a sub-PLA.
- The program storage device of claim 24, wherein the instruction
- 2 causing the machine to determine the optimum splitting variable further
- comprises avoiding unbalanced columns in an AND plane of the equations

- 5 selecting a column with smallest overhead in the AND plane of the equations
- 6 representing the PLA.
- 1 28. The program storage device of claim 26, wherein the instruction
- 2 causing the machine to determine the optimum splitting variable for each of
- 3 the equations representing the sub-PLA further comprises avoiding
- 4 unbalanced columns in an AND plane of the equations representing the sub-
- 5 PLA; and selecting a column with smallest overhead in the AND plane of the
- 6 equations representing the sub-PLA.